

Available online at www.sciencedirect.com



International Journal of HEAT and MASS TRANSFER

International Journal of Heat and Mass Transfer 50 (2007) 580-594

www.elsevier.com/locate/ijhmt

A lamp thermoelectricity based integrated bake/chill system for photoresist processing

Arthur Tay^a, Hui Tong Chua^{b,*}, Xiaodong Wu^a

^a Department of Electrical & Computer Engineering, National University of Singapore, Singapore 117576, Singapore ^b School of Mechanical Engineering, The University of Western Australia, MDBP M050, 35 Stirling Highway, Crawley, WA 6009, Australia

> Received 28 March 2006; received in revised form 15 July 2006 Available online 28 September 2006

Abstract

The design of an integrated bake/chill module for photoresist processing in microlithography is presented, with an emphasis on the substrate spatial and temporal temperature uniformity. The system consists of multiple radiant heating zones for heating the substrate, coupled with an array of thermoelectric devices which provide real-time dynamic and spatial control of the substrate temperature. The integration of the bake and chill steps eliminates the loss of temperature control encountered during the mechanical transfer from the bake to chill step. The feasibility of the proposed approach is demonstrated via detailed modeling and simulations based on first principle heat transfer analysis.

© 2006 Elsevier Ltd. All rights reserved.

Keywords: Microlithography; Photoresist processing; Temperature control; Lamp heating; Thermoelectricity

1. Introduction

The lithography process is the most critical step in the fabrication of nanostructures, accounting for one-third of the costs of integrated circuit manufacturing. Thermal processing of semiconductor substrates through conductive heat transfer is common and critical to the lithography process [1]. Each thermal processing step involves baking the substrate to an elevated temperature for a given period of time, this is then usually followed by a chill step which is used to cool the wafer to an appropriate temperature for subsequent processing [1]. Of these baking steps, the post-exposure bake step is the most sensitive to temperature variation for the current generation of chemically amplified resists (CARs) [2]. For such CARs, the temperature of the wafer during this thermal cycle has to be controlled to a high degree of precision both spatially and temporally [3,4]. For example, Sturtevant et al. [3] reported

a 9% variation in the linewidth or critical dimension (CD) per 1% variation in temperature for a deep ultraviolet (DUV) resist. A number of recent investigations also show the importance of proper bakeplate operation on CD control [5,6].

According to the International Technology Roadmap for Semiconductors [7], the post-exposure bake (PEB) resist sensitivity to temperature will be ever more stringent for each new lithography generation [2]. With a precise temperature control, existing resists can be used for future technology nodes. Although less temperature sensitive photoresist materials are desired, the requirements become more stringent as the feature size shrinks. Consequently, the temperature control system for this process requires careful consideration, including the equipment design and temperature sensing techniques. The application of mathematical systems science tools have seen increasing utilization in recent years to improve yields, throughput, and in some cases, to enable the actual process to print smaller devices [8,9].

In the thermal processing of semiconductor substrate during lithography, the heated plate is usually thermally

^{*} Corresponding author.

E-mail addresses: arthurtay@nus.edu.sg (A. Tay), htchua@mech. uwa.edu.au (H.T. Chua), xiaodongwu@nus.edu.sg (X. Wu).

^{0017-9310/\$ -} see front matter \odot 2006 Elsevier Ltd. All rights reserved. doi:10.1016/j.ijheatmasstransfer.2006.07.016

massive relative to the substrate (e.g. silicon wafer) and is held at a constant temperature by a feedback controller that adjusts the resistive heater power in response to a temperature sensor embedded in the plate near the surface. Because of its large thermal mass and resultant sluggish dynamics, conventional hotplates are robust to large temperature fluctuations and loading effects, and demonstrate good long-term stability. These advantages however become shortcomings in terms of process control and achievable performance when tight tolerances must be maintained. Other disadvantages include uncontrolled and non-uniform temperature fluctuation during the mechanical transfer of the substrate from bake to chill plates, spatial temperature non-uniformities during the entire thermal cycle, etc. [9,10]. This lack of a method to conduct real-time distributed, closed-loop temperature control with conventional hotplates is a source of process error in the lithography chain.

In this paper, we describe a new thermal processing system developed for optimal processing of temperature sensitive photoresist so as to address the above-mentioned issues. This development is motivated by the general inclination to improve the capabilities of conventional hotplates through advanced control algorithms alone. Although some improvements are possible [11,12], we conclude that the conventional hotplate design has poor controllability [13] that ultimately limits the achievable performance. Our proposed system comprises multiple radiant heating zones for heating the substrate, coupled with an array of thermoelectric devices (TEDs) which provide spatial and temporal temperature uniformity control and active cooling. The proposed system offers excellent temperature control during the entire thermal cycle, eliminates substrate movement during the baking and chilling processes, and accommodates in situ temperature measurement for real-time control. The feasibility of the proposed approach is demonstrated via detailed simulations based on first principle heat transfer modeling. Other unique applications are rendered possible because of the rapid response, and real-time sensing capabilities exhibited by this thermal processing technology. For example, our method offers an elegant solution to the bake-chill transition in an oxygen free environment commonly encountered in copper annealing. Other demanding applications include thermal control of spin-on dielectrics or low-k materials.

2. Proposed thermal processing module

Efforts in addressing some of these issues have been ongoing by our collaborators and us [14–18]. A fluid-heatexchanger based thermal cycling module was developed earlier [14,15]. The heat-exchanger module provides thermal cycling by alternating between hot and cold fluids. Spatial and temporal control were provided by auxiliary heaters in the form of thermoelectric devices [14] and a multizone etched foil heater [15]. Both methods, while having a much lower "thermal mass" than conventional units, still require large amounts of power for thermal cycling. The use of fluids for bulk heating is costly, and the presence of hot fluids in the system represents a safety hazard. The etched foil heater units also deflect during cyclings and thus raising the concern regarding long-term reliability. A considerable improvement was achieved in a spatially programmable module using an array of cartridge heaters developed by Kailath's group in Stanford [16,17] and subsequently commercialized. This system is excellent for processing substrates but without modification, it may not be able to achieve fast enough ramp-down rates during a thermal cycling operation. In addition, all of the above approaches lack the capability to conduct real-time temperature control on the substrate. A notable exception is our recent work [18] featuring a thermal cycling module integrated with in situ measurement of substrate temperature.

Because resist processing steps are thermally activated, a performance specification is required to take into account non-uniformities during the transient and steady state [10]. This indicates that the ability to create any arbitrary temperature profile is highly desirable and one approach is to have a system that can provide extremely fast rampup and ramp-down rates. One attractive solution is the use of a lamp based heating method which is common in rapid thermal processing (RTP). In RTP, intense radiation is used to heat the wafer to temperatures over 700 °C for annealing and oxidizing the wafer. As in photoresist processing, it is important in RTP to maintain temperature uniformity, although the temperature requirement is not as stringent as in photoresist processing. In RTP, active cooling is usually not available, chilling is typically achieved by turning off the lamps. In this paper, we propose to make use of this radiant heating technology coupled with TEDs to provide for both active heating and cooling. The proposed method for photoresist processing will also be suitable for low-temperature RTP processes. Constructing such a prototype would be cost-prohibitive as energetic efficiency mandates a gold-coated chamber; instead we present a detailed simulation of the system based on first principle thermal modeling.

A schematic of the proposed thermal processing module is shown in Fig. 1. The system consists of a heating chamber with three annuli of tungsten halogen lamp arrays. Energy is radiated through a quartz window of the lamps onto a semiconductor substrate either directly or via reflections from the chamber walls. This lamp structure design is an offshoot of the Stanford RTP system design [26,27]. The power ratings of lamps are kept sufficiently high to prevent saturation during the thermal cycle. The exact capacities of the lamps will depend on the configuration of the lamp structure/placement. To achieve optimal temperature uniformity, the output heat flux profile of each zone can be optimized based on the lamp positions and size. Suitable filters are used to prevent the photoresist from being exposed to UV irradiation during the post-exposure bake step in lithography.



Fig. 1. Schematic diagram of the integrated bake/chill design. (Note: Figure not drawn to scale.)

The substrate sits on an array of proximity pins approximately 5 mils above the ceramic. These proximity pins can be embedded with temperature sensors [28] (with an accuracy of ± 0.5 °C and 25 ms response time) to provide in situ temperature measurement. Proximity baking is the preferred method in the industry compared to contact baking due to contamination issues. The bismuth telluride thermoelectric devices (TED's) provide real-time dynamic and spatial control of the substrate temperature. The TEDs sit on top of a chiller (see Fig. 1(c)) and together form the cooling mechanism. The TEDs are assembled such that they can be controlled independently as separate annular zones. Annular TEDs, although not common, can be custom made [29].

A typical heat-and-chill cycle would proceed as follows. The whole system, with the substrate sitting inside, starts at around room temperature. During the baking process, the lamps will be switched on and progressively heat up the wafer. The gold-coated chamber, characterized with a very low emissivity facilitates the heating up of the wafer. During the baking process, the various zones of TEDs will be separately and judiciously energized to maintain temperature uniformity throughout the wafer. Depending on the polarities applied to the TEDs, they can operate in either heating or cooling mode. This makes them excellent regulating devices. Chilling is achieved by switching off the lamps and dictating the TEDs to provide active cooling and maintaining temperature uniformity. The chiller unit consisting of cold circulating water (or fluid) serves as the dominant means for heat transfer. As shown in Fig. 1(c), the chiller is designed to provide uniform temperature across the chiller surface.

3. Thermal modeling

In order to ascertain the performance of the proposed design, a mathematical model is developed for the integrated bake/chill operation. We assume that the substrate is a silicon wafer and adopt an axisymmetrical cylindrical coordinate system. Fig. 1 presents the three main sections of the system: viz. the annular lamp arrays, wafer, TEDs and heat sink. We will subsequently consider the complete optical properties of a silicon wafer and the governing equations for the major system components.

3.1. Lamp design considerations

The lamp system consists of three annuli lamps arrays as shown in Fig. 1. The encapsulation of the tungsten filaments by a quartz envelope dictates that no radiation beyond 4 μ m [20] wavelength from the filament will be transmitted through the envelope. In addition, we employ a typical glass filter [21] to prevent resist exposure to wavelengths below 500 nm. A host of glass filters with different cutoff wavelengths [21] is available to cater to most types of photoresist.

Since it takes a finite time to heat up the tungsten filaments, the thermal mass of these lamps have to be considered. Our quartz tungsten halogen lamps are from Oriel Model No. 6337 [22]. Based on the data sheet provided therefrom, the thermal mass of each of the annular lamp arrays is computed and tabulated in Table 1.

3.2. Thermal radiative properties of silicon wafer

We consider the chamber walls to be diffuse, opaque and gray and the lamp zones gray and Lambertian. For our temperature regime, the silicon wafer is translucent [19], so that its various spectral optical properties have to be taken into account. The range of wavelengths between 500 nm and 4 μ m sufficiently encompasses the domain of radiative interaction of our application. The spectral emissivity, ϵ_{λ} , of silicon wafer can be computed as follows [23,24].

$$\epsilon_{\lambda} = \frac{(1 - R_{\lambda})(1 - T_{\lambda})}{1 - R_{\lambda}T_{\lambda}} \tag{1}$$

$$R_{\lambda} = \frac{\left(n_{\mathrm{si},\lambda} - n_{\mathrm{air}}\right)^2 + k_{\mathrm{si},\lambda}^2}{\left(n_{\mathrm{si},\lambda} + n_{\mathrm{air}}\right)^2 + k_{\mathrm{si},\lambda}^2}$$
(2)

$$T_{\lambda} = \exp(-\kappa_{\lambda} z) \tag{3}$$

$$\kappa_{\lambda} = \frac{4\pi k_{\mathrm{si},\lambda}}{\lambda} \tag{4}$$

The silicon spectral absorption coefficient, κ_{λ} , and refractive index, *n*, can in turn be computed as a function of wavelength and temperature [24]. For photoresist processing, the wafer is usually at a processing temperature of about 100 °C [2] most of the time. As such, all computation of the various optical properties are done at 100 °C. Fig. 2 shows the spectral emissivity for a standard 300 mm wafer of thickness 675 µm; the emissivity is essentially zero after 1.3 µm.

In addition to the spectral emissivity, the apparent reflectivity, ρ_{λ} , and transmissivity, τ_{λ} , are also important for the computation of the various surface radiosities in the system. The apparent reflectivity and transmissivity consider reflections from both the top and bottom surfaces of the wafer and treat them as effective surface phenomena. Invoking the Kirchhoff's law [23], the following relationship holds:

$$\epsilon_{\lambda} + \rho_{\lambda} + \tau_{\lambda} = 1$$

where

$$\rho_{\lambda} = R_{\lambda} \left[1 + \frac{T_{\lambda}^2 (1 - R_{\lambda})^2}{1 - R_{\lambda}^2 T_{\lambda}^2} \right], \quad \tau_{\lambda} = T_{\lambda} \frac{(1 - R_{\lambda})^2}{1 - R_{\lambda}^2 T_{\lambda}^2}$$

The apparent reflectivity and transmissivity are also shown in Fig. 2.

3.3. Heat transfer in wafer

The wafer is assumed to be cylindrical with a diameter D, thickness Z and negligible thermal expansivity. The wafer temperature is also assumed to be uniform in the axial z direction as the wafer is thin. The wafer is

Table 1 Physical parameters of the thermal processing system [31,37]

	Property	Value
Lamp	Emissivity, ϵ Thermal mass of zones 1, 2, 3	0.425 0.0041 kg, 0.0099 kg, 0.0157 kg
Chamber (unpolished gold coated)	Emissivity, ϵ Density, ρ Specific heat capacity, c_p Thermal conductivity, k Thickness, t_{ch}	0.02 8933 kg m ⁻³ 385 J K ⁻¹ kg ⁻¹ 401 W m ⁻¹ K ⁻¹ 1 mm
Wafer (silicon)	Density, ρ Specific heat capacity, c_p Thermal conductivity, k Thickness, Z Diameter, D	2330 kg m ⁻³ 712 J K ⁻¹ kg ⁻¹ 148 W m ⁻¹ K ⁻¹ 0.675 mm 300 mm
Ceramic	Emissivity, ϵ Density, ρ Specific heat capacity, c_p Thermal conductivity, k Thickness, t_c	0.9 3110 kg m ⁻³ 375 J K ⁻¹ kg ⁻¹ 36 W m ⁻¹ K ⁻¹ 0.5 mm
Metal contact (copper)	Density, ρ Specific heat capacity, c_p Thermal conductivity, k Thickness, t_m	8933 kg m ⁻³ 385 J K ⁻¹ kg ⁻¹ 401 W m ⁻¹ K ⁻¹ 0.25 mm
Thermoelectric elements ^a	Density, ρ Specific heat capacity, c_p Thermal conductivity, k Seebeck coefficient, α Electrical resistivity, R Thickness, t_{TED}	7534 kg m ⁻³ 554 J K ⁻¹ kg ⁻¹ 1.5 W m ⁻¹ K ⁻¹ (22224 + 930T - 0.9905T ²) × 10 ⁻⁹ V K ⁻¹ (5112 + 163.4T + 0.6279T ²) × 10 ⁻¹⁰ Ω m 3 mm
Air in chamber	Density, ρ Specific heat capacity, c_p Thermal conductivity, k	$\begin{array}{c} 1.239 \ \text{kg} \ \text{m}^{-3} \\ 1000 \ \text{J} \ \text{K}^{-1} \ \text{kg}^{-1} \\ 0.025 \ \text{W} \ \text{m}^{-1} \ \text{K}^{-1} \end{array}$
Chiller (copper)	Density, ρ Specific heat capacity, c_p Thermal conductivity, k	8933 kg m ⁻³ 385 J K ⁻¹ kg ⁻¹ 401 W m ⁻¹ K ⁻¹

^a In the computation of the Seebeck coefficient, α , and electrical resistivity, *R*, the temperature, *T*, is the average temperature of the hot and cold junction of the TED [38].

discretized and for each discrete wafer element, the following diffusion equation holds.

$$\dot{T}_{i} = \frac{1}{\rho v_{i} c_{p}} \left(\frac{k v_{i}}{r} \frac{\partial}{\partial r} \left(r \frac{\partial T_{i}}{\partial r} \right) + q_{i} \right)$$
(5)

where q_i the net heat input per unit volume into each wafer element embodying radiative and convective losses from the wafer element, radiative absorption by the wafer element and conductive heat transfer from the TEDs.

A finite difference scheme is employed for our numerical computation. The wafer is discretized into 15 zones (1 circular and 14 annular elements). The edge of the wafer is taken into account when we compute for the radiative interaction. The TEDs will also be arranged into 15 zones similar to the wafer. Such circular and annular TEDs can be custom made [29]. For the same purpose, the chamber ceiling is divided into 20 zones comprising one circular zone and 19 annular zones. Some of these zones are used to represent the annular lamp arrays. The outer radius of

each zone increases uniformly from the center zone to the edge zone. The portion of the chamber sidewall between the wafer bottom surface and the chamber ceiling is divided into five equal zones. The annular region between the wafer bottom surface and the chamber bottom surface is treated as one zone. The remaining floor of the chamber (including the ceramic surface of the TEDs) is divided into 20 zones corresponding to the ceiling. The radii of the annuli increase uniformly from the center zone to the edge zone. The system dimensions are shown in Fig. 1.

The net heat transfer q_i into each wafer element *i* is taken as the sum of the following terms:

$$q_i = q_i^{\rm em} + q_i^{\rm abs} + q_i^{\rm cond} + q_i^{\rm conv} \tag{6}$$

with each term explained below.

(1) Radiation emitted by wafer element *i*, q_i^{em} : The radiation emitted by hot objects has a spectral distribution related to the Planck's distribution [25].



Fig. 2. Spectral emissivity, apparent transmissivity and apparent reflectivity of a silicon wafer at a temperature of 373 K. The wafer is 300 mm in radius and 675 µm thick.

For the wavelength range of interest, the radiation emitted by wafer element, *i*, denoted by q_i^{em} is given by

$$q_i^{\rm em} = -\int_i \int_{0.5}^4 \varepsilon_\lambda \frac{C_1 \lambda^{-5}}{\exp\left(\frac{C_2}{\lambda T}\right) - 1} \,\mathrm{d}\lambda \,\mathrm{d}A_i \tag{7}$$

where $C_1 = 3.7403 \times 10^8$ W μ m⁴/m² and $C_2 = 1.4387 \times 10^4$ μ m K.

(2) Radiation absorbed by wafer element *i*, q_i^{abs} :

The main sources of radiative energy in the proposed system with which the wafer elements interact are the lamps and gold-coated chamber. For this purpose, the whole system is divided into N = 77 zones. The radiation absorbed by element *i* of the wafer can be expressed as follows

$$q_i^{\text{abs}} = \int_{0.5}^4 (1 - \rho_\lambda - \tau_\lambda) \sum_{j=1, j \neq i}^N F_{ji} A_j J_{j,\lambda} \, \mathrm{d}\lambda \tag{8}$$

where $J_{j,\lambda}$, A_j and F_{ji} are respectively the spectral radiosity between zone *j* and element *i*, the surface area of zone *j* and the view factor [26] between each zone. The view-factor model used here is adapted from those of Norman [26] and Lord [32] which exhibit good agreement between simulation results and experimental data [32,33].

The spectral radiosity of each surface element *i* is denoted as $J_{i,\lambda}$ and given by

$$\begin{split} J_{\text{lamp},i,\lambda}(t) &= \epsilon_{\text{lamp},\lambda} E_{\text{b},\lambda} \big(T_{\text{lamp}}(t) \big) \\ &+ \rho_{\text{lamp},\lambda} \frac{1}{A_{\text{lamp}}} \sum_{j=1}^{N} F_{ji} A_{j} J_{j,\lambda} \\ J_{\text{gold},i,\lambda}(t) &= \epsilon_{\text{gold},\lambda} E_{\text{b},\lambda} (T_{\text{gold}}(t)) \\ &+ \rho_{\text{gold},\lambda} \frac{1}{A_{\text{gold}}} \sum_{j=1}^{N} F_{ji} A_{j} J_{j,\lambda} \\ J_{\text{wafer},i,\lambda}(t) &= \epsilon_{\text{wafer},\lambda} E_{\text{b},\lambda} (T_{\text{wafer}}(t)) \\ &+ \rho_{\text{wafer},\lambda} \frac{1}{A_{\text{wafer}}} \sum_{j \neq \text{wafer,TED}}^{N} F_{ji} A_{j} J_{j,\lambda} \\ J_{\text{TED},i,\lambda}(t) &= \tau_{\text{w},\lambda} \bigg[\epsilon_{\text{TED},\lambda} E_{\text{b},\lambda} (T_{\text{TED}}(t)) \\ &+ \rho_{\text{TED},\lambda} \tau_{\text{wafer},\lambda} \frac{1}{A_{\text{TED}}} \sum_{j \neq wafer,\text{TED}}^{N} F_{ji} A_{j} J_{j,\lambda} \bigg] \end{split}$$

where $E_{b,\lambda}(T(t))$ is the spectral blackbody emission which is a function of temperature.

There are a total of N discrete surfaces with N linear equations. At every time instant, these surface radiosities can be computed algebraically and Eq. (8) computed accordingly.

(3) Conductive heat transfer from the TEDs into wafer element *i*, q_i^{cond} :

The air gap between the wafer and TEDs is 5 mils. Since this gap is much less than 5.8 mm, and their temperature difference considerably smaller than 200 $^{\circ}$ C [34], the heat transfer mechanism is essentially conductive and given by

$$q_z^{\text{cond}} = -kA_z \frac{\partial T}{\partial z} \tag{9}$$

where A_z is the cross-sectional area between wafer element *i* and the corresponding air gap.

The governing thermal equation for the air gap is given by

$$\rho c_p V_i \frac{\mathrm{d}T_{i,\mathrm{air}}}{\mathrm{d}t} = \frac{k}{r} V_i \frac{\partial}{\partial r} \left(r \frac{\partial T_{i,\mathrm{air}}}{\partial r} \right) + \frac{T_{\mathrm{cera},i} - T_{i,\mathrm{air}}}{L_{\mathrm{cera}}/(2k_{\mathrm{cera}}A_i) + L_{\mathrm{air}}/(2k_{\mathrm{air}}A_i)} + \frac{T_{\mathrm{wafer},i} - T_{i,\mathrm{air}}}{L_{\mathrm{wafer}}/(2k_{\mathrm{wafer}}A_i) + L_{\mathrm{air}}/(2k_{\mathrm{air}}A_i)}$$
(10)

with the following boundary conditions

$$\frac{\partial T_{i,\text{air}}}{\partial r}\Big|_{r=0} = 0$$
$$-k \frac{\partial T_{i,\text{air}}}{\partial r}\Big|_{r=D/2} = h(T_{i,\text{air}} - T_{\infty})$$

(4) Convective heat transfer into wafer element *i*, q_i^{conv} :

The convective heat transfer between each element i of the wafer and the surrounding air is given by

$$q_i^{\text{conv}} = -h_i A_i (T_i - T_{\text{air}}) \tag{11}$$

where h_i is the area-weighted average convective heat transfer coefficient over the exposed surface area A_i of element *i*.

Heat is also transferred from the chamber to the air by convection. The equation for the convection term $q_{\rm cham}^{\rm conv}$ is given by

$$q_{\rm cham}^{\rm conv} = hA_{\rm cham}(T_{\rm cham} - T_{\rm air}) \tag{12}$$

where A_{cham} is the internal surface of the chamber in contact with the air.

We note that in most practical radiative systems, some surfaces reflect specularly and others reflect diffusely. A rigorous calculation of the radiative heat transfer in the system demands the use of ray-tracing techniques [35], and entails a large programming effort as well as computing effort. Nevertheless, the present formalism has been found to yield good agreements with experimental data [32,33].

3.4. Thermoelectric devices (TEDs) modeling

The Peltier, Seebeck, Thomson and Joulean effects are the governing principles of thermoelectricity. For bismuth telluride, the Thomson effect is negligible [30]. Consequently the governing thermal transport equation in the semiconductor arms is given by [31]

$$\rho_{t}c_{p,t}\frac{\partial T_{t}}{\partial t} = k_{t}\frac{\partial^{2}T_{t}}{\partial z_{t}^{2}} + \frac{J^{2}}{\sigma_{t}}$$
(13)

where J(=I/A) the current flux where I and A are respectively the direct current flowing through the TEDs and the cross-sectional area. The subscript, t, denotes the thermoelectric modules.

Due to the choice of different materials for the metalization and for the thermoelectric arms, the Peltier effect is manifested at the boundary between the TED's metal contacts and the thermoelectric elements. It is given by

$$k_{\rm t}A_{\rm t}\frac{\partial T_{\rm t}}{\partial z_{\rm t}} + k_{\rm m}A_{\rm m}\frac{\partial T_{\rm m}}{\partial z_{\rm m}} \pm \alpha IT_{\rm b} = 0$$
(14)

The first two terms denote the thermal conduction into the interfacial layer while the last term represents the Peltier effect at the boundary. The sign in the last term in Eq. (14) is positive during heating mode and negative during chilling mode. During the heating mode, heat is generated at the interface which is then conducted away into both the metal contact and the thermoelectric arm, whereas during the cooling mode, heat is absorbed at the interface via conduction from both the metal contact and the thermoelectric arm. The thermal transport phenomenon in the metal film element is similarly expressed as

$$\rho_{\rm m} c_{p,\rm m} \frac{\partial T_{\rm m}}{\partial t} = k_{\rm m} \frac{\partial^2 T_{\rm m}}{\partial z_{\rm m}^2} + \frac{J^2}{\sigma_{\rm m}}$$
(15)

The metal film is sandwiched between the thermoelectric elements and the ceramic substrates. Perfect contacts are assumed for all the interfaces. The equation describing the interface between the metal film and ceramic substrate is expressed as

$$-k_{\rm m}A_{\rm m} \frac{\partial T_{\rm m}}{\partial z_{\rm m}}\Big|_{\rm boundary} = -k_{\rm cc}A_{\rm ce} \frac{\partial T_{\rm ce}}{\partial z_{\rm ce}}\Big|_{\rm boundary}$$
(16)

The governing thermal transport equation of the ceramic substrate is

$$\rho_{\rm ce} c_{p,\rm ce} \frac{\partial T_{\rm ce}}{\partial t} = k_{\rm ce} \frac{\partial^2 T_{\rm ce}}{\partial z_{\rm ce}^2} \tag{17}$$

Additional boundary conditions are required for (i) the interface between the ceramic substrate and the chiller and (ii) the top ceramic plate facing the air-gap:

$$-k_{ce}A_{ce}\frac{\partial T_{ce}}{\partial z_{ce}}\Big|_{boundary} = -k_{cop1}A_{cop1}\frac{\partial T_{cop1}}{\partial x_{cop1}}\Big|_{boundary}$$
(18)
$$-k_{ce}A_{ce}\frac{\partial T_{ce}}{\partial z_{ce}}\Big|_{boundary} = \frac{T_{ce,b} - T_{i,air}}{R_{a}} + J_{TED,\lambda}(t)$$

$$-\tau_{wafer,\lambda}G_{i\neq wafer,TED}$$
(19)

 $G_{i \neq \text{wafer, TED}}$ denotes the irradiation of element *i*. R_a is the thermal resistance between the air gap and ceramic substrate element.

Finally, to compute the power consumption by each TED zone, consider the simplified schematic of a TED in Fig. 3. The electricity power consumed by each TED zone can be computed via an energy balance as

$$P_{\text{electricity}} = [P_{\text{out}} - P_{\text{in}} + \Delta P + 2\alpha \times I \times (T_{\text{b1}} - T_{\text{b2}})]N \quad (20)$$



Fig. 3. Schematic diagram of a TED element. (*Note:* Figure not drawn to scale.)

where $P_{\text{out}} = -k_{\text{m}}A_{\text{m}}\frac{\partial T_{\text{m}2}}{\partial z_{\text{m}2}}$ is the energy transferred from metal 2 to ceramic 2; $P_{\text{in}} = -k_{\text{ce}}A_{\text{ce}}\frac{\partial T_{\text{cel}}}{\partial z_{\text{cel}}}$ the energy transferred from ceramic 1 to metal 1; $\Delta P = \sum \int_{V} \rho_{i} v_{i} c_{p,i} \frac{\partial T_{i}}{\partial t} dV$ the internal power change, *i* stands for metal 1, metal 2 or TED; N is the number of pairs of TED arms in a particular zone; I the TED current and T_{b1} , T_{b2} are the respective metal-ceramic boundary temperatures.

3.5. Design of water chiller

During the cooling process, heat absorbed at the cold junction of TEDs is pumped to the hot junction. At the hot junction, the energy absorbed is dissipated via the chiller. Fig. 1(c) shows the schematic of the water chiller. The chiller is made of copper. The top layer is 3 mm thick while the bottom layer is made thicker at 6 mm in order to accommodate a tunnel inside to facilitate circulation of water. The dimension of the cross section of water vessel is $20 \text{ mm} \times 20 \text{ mm}$. The counterflow Archimedes' spiral design for the copper based chiller effectively ensures spatial temperature homogeneity throughout the region which is in contact with the TED array. Note that the incoming chilled water converges at the center of the spiral heat exchanger which then spirally radiates out again via the adjoining outgoing channel; also referring to Fig. 1(c) the chiller has been deliberately oversized to weed out any end effects on the TED array.

To provide efficient heat dissipation, turbulent water flow inside chiller has to be maintained which requires



Fig. 4. Wafer temperature responses at 15 measurement sites along the radius of the wafer during a thermal cycle. The system is set up as a single zone system with the center of the wafer temperature being fed back to the controller. The second plot shows the maximum temperature nonuniformity between the different zones during the entire thermal cycle. The third plot shows the total lamp power.

the Reynolds number to be always higher than 3000 in the simulation. An initial water flow rate 0.15 kg/s is accord-

ingly applied which corresponds to a Reynolds number of 7500. The energy balance equation of the chiller is given as



Fig. 5. Wafer temperature responses at 15 measurement sites along the radius of the wafer during a thermal cycle. The system is set up as 3 single decentralized systems with each of the wafer temperatures directly below each of the lamp locations being fed back to the respective lamp controllers. The second plot shows the maximum temperature nonuniformity between the different zones during the entire thermal cycle. The third plot shows the lamp power in each of the lamp zones. Solid line indicates the innermost zone, dashed line indicates the middle zone and dotted line indicates the outermost zone.



Fig. 6. Block diagram of the integrated bake/chill control configuration.

$$c_{p,\text{chi}}m_{\text{chi}}\frac{\mathrm{d}T_{\text{chi}}}{\mathrm{d}t} = hA(T_{\text{cop1}} - T_{\text{chi}}) + hA(T_{\text{cop2}} - T_{\text{chi}}) - \dot{m}c_{p,\text{water}}(T_{\text{chi}} - T_{\text{in,water}})$$
(21)

where \dot{m} the mass flow rate of the cooling water; $T_{in,water} = 20$ °C is the temperature of water at the inlet of the chiller and the convective heat coefficient, h, can be calculated from [36]

$$f = (0.79 \ln(Re) - 1.64)^{-2}$$
$$Nu = \frac{(f/8)(Re - 1000)Pr}{1 + 1.27(f/8)^{1/2}(Pr^{2/3} - 1)}$$

A standard proportional-integral-derivative (PID) controller is used to control the chiller flow rate so as to maintain the chiller temperature at a desired level. For our simulation, the chiller setpoint is set equal to the water temperature at the inlet of the chiller. The PID controller is of the following form

$$u(t) = K_{ci}\left(e(t) + \frac{1}{T_{Ii}}\int e(t)\,\mathrm{d}t + T_{di}\frac{\mathrm{d}e(t)}{\mathrm{d}t}\right) \tag{22}$$

where K_{ci} , T_{Ii} and T_{di} are the controller parameters; u(t) and e(t) are respectively the control signal to the valve controlling the water flow rate and the error between the desired and actual water temperatures.

4. Control and simulation results

Simulations were carried out to assess the performance of the proposed lamp-TEDs thermal processing system. Our objective is to demonstrate that the proposed design is able to maintain temperature uniformity during the entire thermal cycling process. We will demonstrate that because of the decoupled nature of the system design, simple decentralized controllers can be used for this system without going into more advanced multivariable controllers. The lamps will be used to provide the bulk heating while the TEDs are used to address the non-uniformity problem between the different zones. During chilling, the lamps are turned off and the TEDs are used to minimize the temperature non-uniformity. For simplicity, the lamp portion of the system is treated as a single input system, i.e., one control signal is sent to the three zones of lamps.



Fig. 7. Wafer temperature responses at 15 measurement sites along the radius of the wafer during a thermal cycle. The second plot shows the maximum temperature nonuniformity between the different zones during the entire thermal cycle. The third plot shows the total lamp power. The TED power in each of the zones is shown in the bottom plot.

Table 1 shows the thermophysical properties of the parameters [31,37] used in the simulation.

In the simulation, two sets of temperature are of interest, namely the real and measured temperatures of the wafer. The sensor model is given as

$$\frac{\mathrm{d}T_{\mathrm{measured}}}{\mathrm{d}t} = \frac{1}{\tau} (T_{\mathrm{real}} - T_{\mathrm{measured}}) \tag{23}$$

where τ is the time constant of the temperature sensor; for the temperature sensors modeled, $\tau = 25$ ms. For the simulation, a sampling time of 0.1 s is used. As expected, the measured temperature is a slightly delayed response to temperature variations due to the sensor dynamics.

We first analyze the capability of the lamp system without the TEDs. Fig. 4 shows the wafer temperature responses at 15 equally spaced measurement sites along the radius of a 300 mm wafer during a thermal cycle. The feedback system is set up with a simple PID controller where the feedback temperature stems from the center of the wafer. The same control signal generated by the PID controller is sent to the three different lamp zones. It is thus a single-input-single-output system design [13]. Notice that the peak temperature non-uniformity is about 2.7 °C during the transient period; a slight improvement could be obtained by feeding back other spatial wafer temperature points. An alternative and improved control approach is to make use of the multizone nature of the lamp system. Since the lamp system consists of three zones, three wafer temperature measurements directly below each of the lamp locations provide feedback to the respective lamp controllers. Fig. 5 demonstrates the temperature response of the 3-zone setup. Notice that the peak temperature non-uniformity has dropped to about 0.7 °C. Again other wafer temperature locations can be chosen for feedback, however the improvement is limited.

We now investigate the use of the TEDs to regulate and improve the spatial temperature uniformity. Closed-loop control using the 15-zone system was configured as shown in Fig. 6 where the block plant represents the thermal processing system. The innermost zone causes the wafer center temperature to follow a desired wafer temperature trajectory. The rest of the zones maintains temperature uniformity by forcing their temperatures to follow the wafer center temperature. The individual controllers used are of the PID type; in short, a decentralized control scheme is used [13]. During baking, a cascade control structure is used as shown in Fig. 6(a). The cascade implementation [13] has the advantages of decoupling the design of the lamp and TED controllers where u_{TED1} takes care of the fast control and u_{lamp} the long-term control. Note that a single-zone lamp configuration is used here, our simulation shows that this is sufficient to obtain the desired specifications.



Fig. 8. Flow rate and chiller temperature responses during the entire thermal cycle.

Fig. 7 shows the wafer temperature responses. The temperature non-uniformity is less than 0.1 °C during the entire thermal cycle. The rise time of 10 s is much faster than conventional proximity bake systems which typically have a rise time of about 20-30 s [10]. This is made possible due to the

lamp based heating approach. The total lamp power is also shown in Fig. 7; as expected, the power consumption is high during the initial transient period. The electrical powers to the 15 zones of TEDs during a thermal cycle are shown in the bottom plot. Since the lamp configuration is designed



Fig. 9. Different surface temperature during the entire thermal cycle shown in Fig. 7. The lamp temperature is indicated on the right ordinate. Temperatures of different layers of TEDs during an entire thermal cycle shown in (b) and (c).



Fig. 10. Spectral radiosities for the different surfaces at the tenth second of the thermal cycle shown in Fig. 7.



Fig. 11. Wafer temperature responses at 15 measurement sites along the radius of the wafer during a thermal cycle with temperature biasing. Each zone is set to a different temperature trajectory with a temperature difference of 1.4 °C between each zone at steady state. The lamp and TEDs power are also shown.

to achieve tight temperature uniformity, any temperature regulation during the baking process from the TEDs is minimal as shown in Fig. 7(d). Notice that the zone powers are neither equal nor proportional in magnitude. In fact the different zones have very different power distribution to achieve temperature uniformity thereby demonstrating the power of the proposed multizone approach. We note also that better temperature uniformity could be achieved by retuning the respective controllers, a more powerful approach is to design a multivariable controller that takes into account the interaction between each zone [13]. Fig. 8 shows the flow rate of the chiller and its corresponding temperature. The temperature of the chiller is regulated back to its original temperature after each wafer run so that the process is repeatable for each processing cycle.

Fig. 9(a) shows the respective surface temperature during the thermal cycle. The wafer and TEDs (ceramic) surfaces are obtained from the center of the wafer. The lamp and chamber is assumed to be isothermal and hence represented by a single temperature respectively. As expected, the ceramic surface is at a higher temperature compared to the wafer during initial transient baking and lower temperature during the initial transient chilling. During the chilling process, the lowest temperature of the ceramic surface is about 17 °C. In a typical cleanroom environment, the air temperature is about 24 °C and with a the relative humidity of about 50%, the dew-point temperature is about 13 °C. Since the temperature of the top ceramic is considerably higher than the dew-point temperature, we can rule out the chances of condensation during thermal cyclings. The temperature of the different TED layers are shown in Fig. 9(b) and (c). Fig. 10 shows the corresponding radiosities of the various surfaces.

In determining the recipes for post-exposure baking, it is normally necessary to obtain data at multiple temperatures. These studies can be time-consuming and costly. In addition, errors can occur if drifts in the other equipment affect results and thus making it difficult to determine the impact the temperature has on the process. Using the proposed system, it becomes possible however to achieve several different processing temperatures using a single experiment. This situation is achieved by programming the temperature to different set points across the surface of the substrate by utilizing the multizone temperature control capability. Fig. 11 shows the 15 zones on the substrate can be controlled such that the temperature set point for each zone is separated by 1.4 °C. Other distributions of temperature are certainly possible, where each temperature site across the entire substrate is biased. This capability also demonstrates the decoupled nature of the system.

5. Conclusions

We have presented the design of an integrated bake/chill module for photoresist processing in microlithography and assessed the feasibility of the proposed approach based on a detailed modeling approach. Our proposed thermal system consists of multiple radiant heating zones achieved with tungsten halogen lamps for heating the substrate. This is coupled with an array of thermoelectric devices (TEDs) which provide real-time dynamic and spatial control of the substrate temperature. The TEDs also provide active cooling for chilling the substrate to a temperature suitable for subsequent processing steps. Our radiant heating feature offers fast ramp-up and ramp-down rates during thermal cycling operations. The distributed nature of the design also engenders a simple decentralized control scheme which satisfies tight spatial and temporal temperature uniformity specifications. Transient and steady-state temperature uniformity of less than 0.1 °C can be achieved.

Acknowledgements

The authors acknowledge the fecund discussions they had had with Prof. Jeffrey M. Gordon (Ben-Gurion University of the Negev, Israel). Special thanks goes to Mr. W.S. Ho, Mr. A. Chakraborty (National University of Singapore) and Dr. X.L. Wang (University of Western Australia) for the initial simulation work.

References

- J.D. Plummer, M.D. Deal, P.B. Griffen, Silicon VLSI Technology, Prentice-Hall, New Jersey, 2000, pp. 238–241.
- [2] J. Parker, W. Renken, Temperature metrology for CD control in DUV lithography, Semicond. Int. 20 (10) (1997) 111–114.
- [3] J. Sturtevant, S. Holmes, T. VanKessel, P. Hobbs, J. Shaw, R. Jackson, Post exposure bake as a process-control parameter for chemically-amplified photoresist, Proc. SPIE 1926 (1993) 106–114.
- [4] D. Seeger, Chemically amplified resists for advanced lithography: road to success or detour? Solid State Technol. 40 (6) (1997) 115–118.
- [5] M.D. Smith, C.A. Mack, J.S. Peterson, Modeling the impact of thermal history during post exposure bake on the lithographic performance of chemically amplified resists, Proc. SPIE 4345 (2001) 1013–1021.
- [6] P. Friedberg, C. Tang, B. Singh, T. Brueckner, W. Gruendke, B. Schulz, C. Spanos, Time-based PEB adjustment for optimizing CD distributions, Proc. SPIE 5375 (2004) 703–712.
- [7] International Technology Roadmap for Semiconductors, 2005 update version.
- [8] T.F. Edgar, S.W. Butler, W.J. Campbel, C. Pfeiffer, C. Bode, S.B. Hwang, K.S. Balakrishnan, J. Hahn, Automatic control in microelectronics manufacturing: practices, challenges, and possibilities, Automatica 36 (11) (2000) 1567–1603.
- [9] C.D. Schaper, K. El-Awady, A. Tay, T. Kailath, Control systems for the nanolithography process, Proc. 38th IEEE Conf. Decision Control 4 (1999) 4173–4178.
- [10] K. El-Awady, Programmable Thermal Processing Module for Semiconductor Substrates, PhD Thesis, Stanford University, 2000.
- [11] A. Tay, W.K. Ho, Y.P. Poh, Minimum time control of conductive heating systems for microelectronic processing, IEEE Trans. Semicond. Manufact. 14 (4) (2001) 381–386.
- [12] A. Tay, W.K. Ho, C.D. Schaper, L.L. Lee, Constraint feedforward control for thermal processing of quartz photomasks in microelectronics manufacturing, J. Process Control 14 (1) (2004) 31–34.
- [13] S. Skogestad, I. Postlethwaite, Multivariable feedback control, John Wiley & Sons, New Jersey, 1996.
- [14] K. El-Awady, C.D. Schaper, T. Kailath, Integrated bake/chill for photoresist processing, IEEE Trans. Semicond. Manufact. 12 (2) (1999) 264–266.

- [15] K. El-Awady, C.D. Schaper, T. Kailath, Temperature cycling and control system for photosensitive materials processing, J. Vacuum Sci. Technol. B 21 (2003) 1459–1465.
- [16] C.D. Schaper, K. El-Awady, A. Tay, Spatially-programmable temperature control and measurement for chemical amplified photoresist processing, Proc. SPIE 3882 (1999) 74–79.
- [17] C.D. Schaper, K. El-Awady, T. Kailath, A. Tay, L.L. Lee, W.K. Ho, S. Fuller, Characterizing photolithographic linewidth sensitivity to process temperature variations for advanced resists using a thermal array, Appl. Phys. A (2003), doi:10.1007/500339-003-2343-X.
- [18] A. Tay, W.K. Ho, A.P. Loh, K.W. Lim, W.W. Tan, C.D. Schaper, Integrated bake/chill module with in-situ temperature measurement for photoresist processing, IEEE Trans. Semicond. Manufact. 17 (2) (2004) 231–242.
- [19] INSPEC, Properties of Silicon, Institution of Electrical Engineers, New York, 1988.
- [20] P.J. Timans, R. Sharangpani, R.P.S. Thakur, in: Y. Nishi, R. Doering (Eds.), Handbook of Semiconductor Manufacturing Technology, Marcel Dekker, New York, 2000, pp. 229–230.
- [21] Lot Oriel Group, Longpass Filter Glass. Available from: <www. lotoriel.com/uk> 2005.
- [22] Oriel Instruments, Quartz Tungsten Halogen Lamps. Available from: <www.oriel.com> 2004.
- [23] T. Sato, Spectral emissivity of silicon, Jpn. J. Appl. Phys. 6 (3) (1967) 339–347.
- [24] P.J. Timans, in: F. Roozeboom (Ed.), Advances in Rapid Thermal and Integrated Processing, Kluwer Academic Publishers, Netherlands, 1996, pp. 51–62.
- [25] C. Hill, S. Jones, D. Boys, in: R.A. Levy (Ed.), Reduced Thermal Processing for ULSI, Plenum Press, New York, 1989, pp. 147–149.

- [26] S. Norman, Wafer Temperature Control in RTP, PhD Thesis, Stanford University, 1992.
- [27] T. Kailath, C. Schaper, Y. Cho, P. Gyugyi, S. Norman, P. Park, S. Boyd, G. Franklin, K. Saraswat, M. Moslehi, C. Davis, in: W. Levine (Ed.), The Control Handbook, CRC Press and IEEE Press, 1996, p. 1243.
- [28] Luxtron Corporation, Surface temperature measurement, Application note. Available from: <www.luxtron.com> 2004.
- [29] Melcor Corporation, private communication.
- [30] H.T. Chua, K.C. Ng, X.C. Xuan, C. Yap, J.M. Gordon, Temperature-entropy formulation of thermoelectric thermodynamic cycles, Phys. Rev. E 65 (2002) 056111.
- [31] D.M. Rowe, Handbook of Thermoelectrics, CRC Press, New York, 1994.
- [32] H.A. Lord, Thermal and stress analysis of semiconductor wafers in a rapid thermal processing oven, IEEE Trans. Semicond. Manufact. 1 (3) (1988) 105–114.
- [33] P.P. Apte, K.C. Saraswat, Rapid thermal processing uniformity using multivariable control of a circularly symmetric 3 zone lamp, IEEE Trans. Semicond. Manufact. 5 (1992) 180–188.
- [34] K.G. Hollands, G. Raithby, L. Konicek, Correlation equations for free convection heat transfer in horizontal layers of air and water, Int. J. Heat Mass Transfer 18 (1975) 879–884.
- [35] M.F. Modest, Radiative Heat Transfer, Academic Press, 2003.
- [36] F.P. Incropera, D.P. DeWitt, Fundamentals of Heat and Mass Transfer, John Wiley & Sons, New York, 2002, pp. 545–561.
- [37] K. Raznjevic, Handbook of Thermodynamic Tables and Charts, Hemisphere Publishing Corporation, 1976.
- [38] Melcor Thermoelectric device. Available from: <www.melcor.com> 2004.